Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing semiconductor layout pattern, method for manufacturing semiconductor device, and semiconductor device

Method for manufacturing semiconductor layout pattern, method for manufacturing semiconductor device, and semiconductor device

US Patent 9171898 · Granted Oct 27, 2015

Estimated economic value: $602,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-line focusing solar energy collection apparatus2023
Double point-focusing solar energy collection apparatus2023
Communication device and output sidetone adjustment method thereof2023
Sound adjustment method and sound adjustment device2022
Method for eliminating sound and electronic device performing the same2020
Transmission cable and display system2020
Sound playback device and method for masking interference sound through noise ma2020
Method for correcting bevel corners of a layout pattern2019
Pattern verifying method2017
Mask and method of forming pattern by using the same2016
Method and apparatus for integrated circuit design2016
Mask set for double exposure process and method of using the mask set2015