Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface circuitry with improved timing margins

Memory interface circuitry with improved timing margins

US Patent 9166596 · Granted Oct 20, 2015

Estimated economic value: $8,023,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual-mode column amplifier2025
Column readout amplifier for image sensors2024
System and method for providing one or more services using an augmented reality 2023
System and method of monitoring disturbance force in an independent cart system,2023
Pixel and imaging array with reduced dark current adapted to low light imaging2021
Configuration of a programmable device2021
Programmable modular frequency divider2020
Power distribution network adapted for imaging arrays2019
Configuration of a programmable device2019
Variation immune on-die voltage droop detector2018
Self-referenced on-die voltage droop detector2018
Circuitry and methods for measuring and correcting duty-cycle distortion2017