Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-oxide interface layer for two-terminal memory

Sub-oxide interface layer for two-terminal memory

US Patent 9166163 · Granted Oct 20, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cryptocurrency hardware wallet on monolithic chip with common physical counterme2025
Non-stoichiometric resistive switching memory device and fabrication methods2025
Cell cycling to minimize resistive memory random number correlation2025
Generating physical unclonable function data from a transistor of a semiconducto2024
Resistive switching memory devices and method(s) for forming the resistive switc2024
Reverse programmed resistive random access memory (RAM) for one time programmabl2024
Resistive switching memory having confined filament formation and methods thereo2024
Distinct chip identifier sequence utilizing unclonable characteristics of resist2024
Seat side bolster apparatus and control method thereof2024
Using aluminum as etch stop layer2024
Cell cycling to minimize resistive memory random number correlation2024
Physically unclonable function (PUF) generation involving high side programming 2023