Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array clock gating scheme

Memory array clock gating scheme

US Patent 9158328 · Granted Oct 13, 2015

Estimated economic value: $61,647,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Air purifier and method for controlling same2025
Wafer level chip scale package of power semiconductor and manufacturing method t2025
Refrigerator2023
Memory system and electronic system including the same2023
Flexible display device and method of manufacturing the same2021
Flexible display device and method of manufacturing the same2019
Detection of multiple accesses to a row address of a dynamic memory within a ref2018
Memory bitcell with column select2018
Memory bitcell with column select2018
Clock-skew-tolerant memory updating2018
Scanning technology2017
Detection of multiple accesses to a row address of a dynamic memory within a ref2016