Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacture of super lattice using alternating high and low temperature layers to block parasitic current path

Process for manufacture of super lattice using alternating high and low temperature layers to block parasitic current path

US Patent 9157169 · Granted Oct 13, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cascaded bootstrapping GaN power switch and driver2020
Enhancement-mode GaN transistor with selective and nonselective etch layers for 2020
Semiconductor devices with back surface isolation2020
Semiconductor devices with back surface isolation2019
GaN transistors with polysilicon layers used for creating additional components2019
Multi-step surface passivation structures and methods for fabricating same2018
Flip chip interconnection with reduced current density2018
Fabrication of semiconductor device using alternating high and low temperature l2018
Fabrication of semiconductor device using alternating high and low temperature l2018
GaN transistors with polysilicon layers used for creating additional components2017
III-nitride power semiconductor with a field relaxation feature2017
Semiconductor devices with back surface isolation2017