Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetric ring topology for reduced latency in on-chip ring networks

Asymmetric ring topology for reduced latency in on-chip ring networks

US Patent 9148298 · Granted Sep 29, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Application mapping on hardened network-on-chip (NoC) of field-programmable gate2025
Resilient network communication using selective multipath packet flow spraying2024
Flexible on-die fabric interface2024
Reliable communications using a point to point protocol2024
Flexible on-die fabric interface2023
System on chip (SoC) builder2021
Application mapping on hardened network-on-chip (NoC) of field-programmable gate2021
Repository of integration description of hardware intellectual property for NoC 2021
Interface virtualization and fast path for Network on Chip2020
Interface virtualization and fast path for network on chip2020
Systems and methods for facilitating low power on a network-on-chip2020
Systems and methods for facilitating low power on a network-on-chip2020