Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing a plurality of transistors in a target chip

Method for testing a plurality of transistors in a target chip

US Patent 9146270 · Granted Sep 29, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Durable anti-reflective articles2025
Decorated glass having a printed ink layer2025
Light guide-based deadfront for display, related methods and vehicle interior sy2025
Deadfront configured for color matching2025
Deadfront articles with multi-layer optical structures and associated methods2024
Deadfront for displays including a touch panel on decorative glass and related m2024
Multi-chip packaging of integrated circuits and flow cells for nanopore sequenci2024
Carrier wafers and methods of forming carrier wafers2024
Light guide-based deadfront for display, related methods and vehicle interior sy2023
Aperture structure for optical windows and devices2023
Addressable test chip2023
Durable anti-reflective articles2022