Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Master circuits having dynamic priority leads coupled with memory controller

Master circuits having dynamic priority leads coupled with memory controller

US Patent 9141561 · Granted Sep 22, 2015

Estimated economic value: $9,107,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to estimate consumed memory bandwidth2025
Fault tolerant synchronizer2025
Method and system for in-line ECC protection2025
High precision color processing for wide dynamic range sensors2024
Suppression of clipping artifacts from color conversion2024
Apparatus and mechanism to support multiple time domains in a single SoC for tim2024
Universal and adaptive de-mosaicing (CFA) system2024
Independent operation of an ethernet switch integrated on a system on a chip2023
Fault tolerant synchronizer2023
Method and system for in-line ECC protection2023
Universal and adaptive de-mosaicing (CFA) system2022
Independent operation of an ethernet switch integrated on a system on a chip2022