Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for selective reduced power mode in volatile memory units

Device and method for selective reduced power mode in volatile memory units

US Patent 9141178 · Granted Sep 22, 2015

Estimated economic value: $5,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure debugging2024
Secure system that includes driving related systems2024
Secure system that includes driving related systems2024
Secure system that includes driving related systems2023
Systems and methods for error correction2022
Accessing a dynamic memory module2022
Error correction coding in a dynamic memory module2021
Method and apparatus for at-speed scan shift frequency test optimization2020
Timing-adaptive, configurable logic architecture2020
Display processor and method for display processing2018
Method and apparatus for adaptive graphics compression and display buffer switch2018
Method and apparatus for calculating delay timing values for an integrated circu2018