Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wear leveling for a memory device

Wear leveling for a memory device

US Patent 9104547 · Granted Aug 11, 2015

Estimated economic value: $8,373,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wear leveling for a memory device2017
Kicker for non-volatile memory drain bias2004
Differential redundancy multiplexor for flash memory devices2003
Load for non-volatile memory drain bias2003
Drain bias for non-volatile memory2003
Method and apparatus for gating a global column select line with address transit2002
Computing system with volatile lock architecture for individual block locking on2002
Differential signal path for high speed data transmission in flash memory2002
Sample and hold voltage reference source2002
Preventing data corruption in a memory device using a modified memory cell condi2001
Method and apparatus using volatile lock architecture for individual block locki2001
Nonvolatile memory blocking architecture1997