Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High temperature equalized electrical parasitic power packaging method for many paralleled semiconductor power devices

High temperature equalized electrical parasitic power packaging method for many paralleled semiconductor power devices

US Patent 9095054 · Granted Jul 28, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High power multilayer module having low inductance and fast switching for parall2025
Integrated power module2025
Package for power electronics2025
Power module2025
Power module2025
Power module2025
Semiconductor packages with increased power handling2025
Compact power module2025
Semiconductor package2025
Power semiconductor device with reduced strain2024
Dual inline power module2024
Light management systems for optimizing performance of bifacial solar module2024