Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interrupt handling techniques in the rasterizer of a GPU

Interrupt handling techniques in the rasterizer of a GPU

US Patent 9064333 · Granted Jun 23, 2015

Estimated economic value: $10,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for rasterizing non-rectangular tile groups in a raster stage of a graphi2015
Method and system for rendering polygons with a bounding box in a graphics proce2015
Method and system for efficiently rendering circles2015
Tile based precision rasterization in a graphics pipeline2015
Order-preserving distributed rasterizer2015
Method for parallel fine rasterization in a raster stage of a graphics pipeline2015
Interrupt handling techniques in the rasterizer of a GPU2014
Interrupt handling techniques in the rasterizer of a GPU2014
Nested boustrophedonic patterns for rasterization2014
Nested boustrophedonic patterns for rasterization2014
Order-preserving distributed rasterizer2013
Method and system for deferred coverage mask generation in a raster stage2013