Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Routing layer for mitigating stress in a semiconductor die

Routing layer for mitigating stress in a semiconductor die

US Patent 9059159 · Granted Jun 16, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for generating a floorplan and bump placement for a package 2025
Electronic device including a substrate, a structure, and an adhesive and a proc2024
Semiconductor package assembly using a passive device as a standoff2024
Creating interconnects between dies using a cross-over die and through-die vias2023
Semiconductor chip with patterned underbump metallization and polymer film2022
Integrated circuit product customizations for identification code visibility2022
Circuit board with constrained solder interconnect pads2019
Interconnect etch with polymer layer edge protection2019
Interconnect etch with polymer layer edge protection2017
Semiconductor chip package with undermount passive devices2017
Semiconductor chip with patterned underbump metallization and polymer film2017
Methods of fabricating semiconductor chip solder structures2016