Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device layout reducing imbalance in characteristics of paired transistors

Semiconductor device layout reducing imbalance in characteristics of paired transistors

US Patent 9059018 · Granted Jun 16, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device layout reducing imbalance characteristics of paired transis2013
Circuit simulation method and semiconductor integrated circuit2013
Simulation model of BT instability of transistor2012
Semiconductor device and method for manufacturing the same for improving the per2011
Circuit simulation method2010