Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power savings apparatus and method for memory device using delay locked loop

Power savings apparatus and method for memory device using delay locked loop

US Patent 9047237 · Granted Jun 2, 2015

Estimated economic value: $31,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, devices and systems for including alternate memory access operations ov2024
Methods, devices and systems for including alternate memory access operations ov2024
Methods, devices and systems for high speed transactions with nonvolatile memory2024
Methods, devices and systems for high speed transactions with nonvolatile memory2024
Microcontroller energy profiler2024
Circuit and method for reading ECC from memory2023
Secured communication from within non-volatile memory device2023
Secured communication from within non-volatile memory device2023
Memory devices with low pin count interfaces, and corresponding methods and syst2023
Memory devices with low pin count interfaces, and corresponding methods and syst2023
Memory devices, systems, and methods for updating firmware with single memory de2022
Memory devices, systems, and methods for updating firmware with single memory de2022