Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Localization of failure in high density test structure

Localization of failure in high density test structure

US Patent 9041409 · Granted May 26, 2015

Estimated economic value: $75,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Regulating unused/inactive resources in programmable logic devices for static po2009
Single event upset in SRAM cells in FPGAs with high resistivity gate structures2008
Low voltage non-volatile memory transistor2006
Low voltage non-volatile memory transistor2006
Single event upset in SRAM cells in FPGAs with high resistivity gate structures2006
Low voltage non-volatile memory cell2005
Low voltage non-volatile memory cell2005
Low voltage non-volatile memory cell2005
Mask-alignment detection circuit in X and Y directions2005
Mask alignment structure for IC layers2004
Mask-alignment detection circuit in x and y directions2004
Low voltage non-volatile memory cell2003