Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for automated simulator assertion synthesis and digital equivalence checking

System and method for automated simulator assertion synthesis and digital equivalence checking

US Patent 9032347 · Granted May 12, 2015

Estimated economic value: $22,536,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for a smart configurable high performance interactive log file2019
Spice model bin inheritance mechanism2019
Recording and playback of trace and video log data for programs2018
Systems and methods for viewing analog simulation check violations in an electro2017
System and method for assertion publication and re-use2016
Method and system for component parameter management2016
System and method for data mining safe operating area violations2016
Simulation based system and method for gate oxide reliability enhancement2015
Method and system for navigating hierarchical levels using graphical previews2015
System and method for analog verification IP authoring and storage2015
System and method for containing analog verification IP2015
System and method for fault sensitivity analysis of mixed-signal integrated circ2015