Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for improving ECC enabled memory timing

System and method for improving ECC enabled memory timing

US Patent 9021170 · Granted Apr 28, 2015

Estimated economic value: $18,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to sequence branch operations2025
Methods, apparatus, and articles of manufacture to determine memory access integ2024
Error detection circuit2023
Instruction packing scheme for VLIW CPU architecture2023
Methods, apparatus, and articles of manufacture to determine memory access integ2022
Error detection circuit2021
High resolution capture2019
Background memory test apparatus and methods2018
Multi master arbitration scheme in a system on chip2018
System and method for improving ECC enabled memory timing2017
Partial-writes to ECC (error check code) enabled memories2015
Missing clock circuit switching clock from second to first clock2014