Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory subsystem data bus stress testing

Memory subsystem data bus stress testing

US Patent 9009531 · Granted Apr 14, 2015

Estimated economic value: $22,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for command bus training to a memory device2025
Techniques for duty cycle correction2025
Fast self-refresh exit power state2025
Apparatus and method to increase effective capacitance with layout staples2025
Techniques for command bus training to a memory device2024
Training for chip select signal read operations by memory devices2024
Techniques for duty cycle correction2024
Memory command that specifies one of multiple possible write data values where t2023
Techniques for command bus training to a memory device2023
Applying chip select for memory device identification and power management contr2022
Systems and methods for audience interactions in real-time multimedia applicatio2022
Memory command that specifies one of multiple possible write data values where t2022