Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Jitter suppression in type I delay-locked loops

Jitter suppression in type I delay-locked loops

US Patent 9007106 · Granted Apr 14, 2015

Estimated economic value: $25,504,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Soft matter having an Anderson transition to a localized phase2024
Method and apparatus for generating early or late sampling clocks for CDR data r2013
Integrated circuit inductors with reduced magnetic coupling2012
Method and apparatus for clock skew calibration in a clock and data recovery sys2010
High-speed serial data link with single precision clock source2010
Method and apparatus for generation of asynchronous clock for spread spectrum tr2010
Internal supply voltage controlled PLL and methods for using such2010
Latch-based sense amplifier2010
Phase locked loop with scaled damping capacitor2007
Reliability comparator with hysteresis2006
Compensating for leakage currents in loop filter capacitors in PLLs and the like2006
Integrable DC/AC voltage transformer/isolator and ultra-large-scale circuit inco2005