Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for selectively bypassing a cache for trace collection in a processor

Method and apparatus for selectively bypassing a cache for trace collection in a processor

US Patent 8996816 · Granted Mar 31, 2015

Estimated economic value: $1,927,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arbitrated interrupt steering in heterogeneous processors2025
Clinical support system and associated computer-implemented methods2025
Memory power performance state optimization during image display2025
Processing of images containing overlapping particles2025
Method and system for using deep learning to improve design verification by opti2025
Method of task transition between heterogenous processors2025
Dynamic memory reconfiguration2025
Reduced mesh lane routing2025
On-demand regulation of memory bandwidth utilization to service requirements of 2025
Low power memory state during non-idle processor state2025
Shadow tag management for accelerator partitions2025
Mechanism for performing distributed power management of a multi-GPU system by p2025