Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bitline floating during non-access mode for memory arrays

Bitline floating during non-access mode for memory arrays

US Patent 8982659 · Granted Mar 17, 2015

Estimated economic value: $11,864,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Capacitor connections in dielectric layers2025
Dielectric slots underneath conductive vias in interconnect structure of semicon2025
Power management watchdog2025
Methods of manufacture having redistribution layer using dielectric material pho2025
Backend memory with air gaps in upper metal layers2025
Semiconductor structure and semiconductor device2025
Wafer inspection system2025
Package structure including auxiliary dielectric portion2025
Decoupling capacitors and methods of fabrication2025
Pre-charging bit lines through charge-sharing2025
Semiconductor package and method of forming the same2025