Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Complementary stress memorization technique layer method

Complementary stress memorization technique layer method

US Patent 8962419 · Granted Feb 24, 2015

Estimated economic value: $10,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded tungsten resistor2019
Embedded tungsten resistor2018
MOS transistor structure and method of forming the structure with vertically and2018
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2017
Efficient buried oxide layer interconnect scheme2017
MOS transistor structure and method of forming the structure with vertically and2017
Efficient buried oxide layer interconnect scheme2016
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2015
Embedded tungsten resistor2015
CMOS process to improve SRAM yield2015
Complementary stress memorization technique layer method2014
Complementary stress memorization technique layer method2014