Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple well drain engineering for HV MOS devices

Multiple well drain engineering for HV MOS devices

US Patent 8962397 · Granted Feb 24, 2015

Estimated economic value: $16,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Combined source and base contact for a field effect transistor2019
Capacitor structure with an extended dielectric layer and method of forming a ca2019
Stacked die ground shield2018
Bumps bonds formed as metal line interconnects in a semiconductor device2017
ESD-protection circuit for integrated circuit device2017
Method and apparatus for constructing an isolation capacitor in an integrated ci2016
Vertical DMOS-field effect transistor2016
Using bump bonding to distribute current flow on a semiconductor power device2015
Integrated high voltage isolation using low value capacitors2015
Power MOS transistor with improved metal contact2015
Power MOS transistor with improved metal contact2015
Insulated bump bonding2014