{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for performing parallel synthesis on a field programmable gate array", "item": "https://www.patentleaderboard.com/patent/8954906"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing parallel synthesis on a field programmable gate array

Method and apparatus for performing parallel synthesis on a field programmable gate array

US Patent 8954906 · Granted Feb 10, 2015

Estimated economic value: $10,159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hazard mitigation for lightweight processor cores2025
Vector processor architectures2025
Programmable logic device with fine-grained disaggregation2025
Programmable integrated circuit underlay2024
Programmable logic device with fine-grained disaggregation2023
High performance regularized network-on-chip architecture2023
Geometric synthesis2022
Method and apparatus for performing multiplier regularization2022
Deterministic clustering and packing method for random logic on programmable int2022
Circuitry for low-precision deep learning2022
Method and apparatus for performing field programmable gate array packing with c2022
Machine learning training architecture for programmable devices2021