Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Analyzing sparse wiring areas of an integrated circuit design

Analyzing sparse wiring areas of an integrated circuit design

US Patent 8949755 · Granted Feb 3, 2015

Estimated economic value: $3,062,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining positions of storage elements in a logic design2018
Implementing enhanced physical design quality using historical placement analyti2015
Implementing enhanced physical design quality using historical placement analyti2015
Implementing enhanced net routing congestion resolution of non-rectangular or re2015
Implementing Z directional macro port assignment2014
Analyzing timing requirements of a hierarchical integrated circuit design2014
Changing the location of a buffer bay in a netlist2014
Swapping ports to change the timing window overlap of adjacent nets2014
Slack-based timing budget apportionment2013
Implementing Z directional macro port assignment2013
Implementing net routing with enhanced correlation of pre-buffered and post-buff2013
Changing the location of a buffer bay in a netlist2013