Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer

Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer

US Patent 8941218 · Granted Jan 27, 2015

Estimated economic value: $59,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Speaker box2020
Semiconductor structure with strain reduction2019
Method for performing a search, and computer program product and user interface 2019
Apparatus and semiconductor structure including a multilayer package substrate2019
Grille structure2019
Semiconductor structure including a thermally conductive, electrically insulatin2018
Semiconductor structure having thermal backside core2018
Moisture barrier for semiconductor structures with stress relief2017
Moisture barrier for semiconductor structures with stress relief2016
Semiconductor structure having thermal backside core2016
Grille structure2016
Under dash speaker box2016