Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing driven routing for noise reduction in integrated circuit design

Timing driven routing for noise reduction in integrated circuit design

US Patent 8938702 · Granted Jan 20, 2015

Estimated economic value: $6,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing-aware and simultaneous optimization of latch clustering and placement in 2025
Rule check heatmap prediction2025
Short net pin alignment for routing2025
Logic sharing maximization using non-unique matrix representation2025
Power staple avoidance for routing via reduction2025
Technology-independent line end routing2024
Fast independent checker for extreme ultraviolet (EUV) routing2024
Driver resizing using a transition-based pin capacitance increase margin2024
Region-based layout routing2023
Identifying redundant logic based on clock gate enable condition2023
Routing congestion based on fractional via cost and via density2023
Sweepline triangulation for spanning graphs2023