Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transparent processing core and L2 cache connection

Transparent processing core and L2 cache connection

US Patent 8938585 · Granted Jan 20, 2015

Estimated economic value: $2,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Debug mechanisms for a processor circuit2020
Multiple reset types in a system2020
System and method for managing transactions2020
Modular system on chip configuration system2019
Universal offloading engine2019
Debugging a computing device2018
System and method for managing transactions2018
Clock generation with non-integer clock dividing ratio2018
Modular system on chip configuration system2018
Cache pre-fetch architecture and method2018
Cache pre-fetch architecture and method2018
Clock phase alignment in data transmission2017