Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write level training using dual frequencies in a double data-rate memory device interface

Write level training using dual frequencies in a double data-rate memory device interface

US Patent 8937846 · Granted Jan 20, 2015

Estimated economic value: $33,152,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous tuning of preamble release timing in a double data-rate memory device2015
System and method for per-bit de-skew for datamask in a double data-rate memory 2014
Circuits and methods for reducing noise in the power supply of circuits coupled 2012
Interfaces, circuits, and methods for communicating with a double data rate memo2012
Method and apparatus for an embedded time domain reflectometry test2009
Hybrid binary/thermometer code for controlled-voltage integrated circuit output 2008
Differential register slave structure2006
Hybrid binary/thermometer code for controlled-voltage integrated circuit output 2006
Tristateable CMOS driver with controlled slew rate for integrated circuit I/O pa2006
Multi-phase clock time stamping2005
Differential self-test of input/output circuits2005
Variable delay circuit with high resolution2005