{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Validating cache coherency protocol within a processor", "item": "https://www.patentleaderboard.com/patent/8930760"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Validating cache coherency protocol within a processor

Validating cache coherency protocol within a processor

US Patent 8930760 · Granted Jan 6, 2015

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neuron cache-based hardware branch prediction2023
Partial data type promotion to exploit efficient vectorization in microprocessor2023
System and method for multi-level classification of branches2023
System and method for dynamic accuracy and threshold control for branch classifi2021
Predicting a branch instruction classified as simple or hard to predict based on2021
Priority instruction handling with optimized issue queue design2021
Indirect target tagged geometric branch prediction using a set of target address2021
Bandwidth aware resource optimization2021
Bandwidth aware resource optimization2021
Control of speculative demand loads2021
Control of speculative demand loads2021
Hardware processor architecture having a hint cache2020