Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Priority instruction handling with optimized issue queue design

Priority instruction handling with optimized issue queue design

US Patent 10977045 · Granted Apr 13, 2021

Estimated economic value: $3,936,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, apparatus, and system for generating synthetic ground truth drive and se2025
Neuron cache-based hardware branch prediction2023
Neuron cache-based hardware branch prediction2023
Neuron cache-based hardware branch prediction2023
Partial data type promotion to exploit efficient vectorization in microprocessor2023
Partial data type promotion to exploit efficient vectorization in microprocessor2023
System and method for multi-level classification of branches2023
System and method for multi-level classification of branches2023
System and method for multi-level classification of branches2023
Software assisted data address prefetch2021
System and method for dynamic accuracy and threshold control for branch classifi2021
System and method for dynamic accuracy and threshold control for branch classifi2021