Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array architecture for reduced voltage, low power, single poly EEPROM

Array architecture for reduced voltage, low power, single poly EEPROM

US Patent 8908412 · Granted Dec 9, 2014

Estimated economic value: $26,729,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog floating-gate atmometer2019
Analog floating-gate atmometer2018
Mismatch correction in differential amplifiers using analog floating gate transi2017
Ultraviolet energy shield for non-volatile charge storage memory2016
Ultraviolet energy shield for non-volatile charge storage memory2016
Non-volatile anti-fuse with consistent rupture2016
Analog floating-gate memory manufacturing process implementing n-channel and p-c2015
Efficient memory sense architecture2015
Analog floating-gate memory with N-channel and P-channel MOS transistors2015
Non-volatile anti-fuse with consistent rupture2014
Low leakage capacitor for analog floating-gate integrated circuits2014
Unitary floating-gate electrode with both N-type and P-type gates2014