Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Analog floating-gate memory manufacturing process implementing n-channel and p-channel MOS transistors

Analog floating-gate memory manufacturing process implementing n-channel and p-channel MOS transistors

US Patent 9064903 · Granted Jun 23, 2015

Estimated economic value: $18,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lead frame device with shared terminal2025
Stackable and embeddable vertical capacitors in semiconductor devices and method2025
Lead frame and method for stacking discrete components to be embedded in semicon2024
Phase measurements for high accuracy distance measurements2024
Beta enhanced titanium alloys and methods of manufacturing beta enhanced titaniu2024
Maintaining phase coherence for a fractional-N PLL2024
Point cloud data reformatting2023
Gamification for online social communities2023
Phase measurements for high accuracy distance measurements2023
Correction of frequency offset between initiator and reflector2023
Convolution circuitry2023
One way ranging synchronization and measurement2023