Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel analog to digital converter architecture with charge redistribution and method thereof

Parallel analog to digital converter architecture with charge redistribution and method thereof

US Patent 8902093 · Granted Dec 2, 2014

Estimated economic value: $2,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic flip-flop and multiplexer for sub-rate clock data serializer2018
Time to digital converter with successive approximation architecture2016
System and method for interleaved analog-to-digital conversion having scalable s2015
Metastability error detection and correction system and method for successive ap2015
System and method for level shifting signals with adjustably controlled frequenc2014
Adjustable gain amplifier system having cleanly adjustable and stable linearized2014
System and method for adaptive timing control of successive approximation analog2013
CMOS phase interpolation system2011
Dual loop clock recovery circuit2011
System and method for level translation in serial data interface2011
System and method for level translation in serial data interface2011
Voltage interpolation in digital-to-analog signal conversion2010