Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detection in high-speed asymmetric interfaces utilizing dedicated interface lines

Error detection in high-speed asymmetric interfaces utilizing dedicated interface lines

US Patent 8892963 · Granted Nov 18, 2014

Estimated economic value: $1,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High throughput additive manufacturing for integrated circuit components contain2025
Technologies for high throughput additive manufacturing for integrated circuit c2025
Method for multi-level etch, semiconductor sensing device, and method for manufa2025
Microelectronic assemblies having topside power delivery structures2025
Alternative protocol over physical layer2025
Integrating voltage regulators and passive circuit elements with top side power 2025
Microelectronic assemblies having topside power delivery structures2025
Microelectronic assemblies having topside power delivery structures2025
Modular microchannel thermal solutions for integrated circuit devices2025
High-throughput additively manufactured power delivery vias and traces2024
Embedded metal lines2024
Lighting module and linear light-guiding unit thereof2024