Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor chip layout with staggered Tx and Tx data lines

Semiconductor chip layout with staggered Tx and Tx data lines

US Patent 8890332 · Granted Nov 18, 2014

Estimated economic value: $1,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graph memory engine2025
DRAM sense amplifier architecture with reduced power consumption and related met2025
Electrosurgical device2025
Filtering method and apparatus2025
Methods, devices, and manufacture of the devices for musculoskeletal reconstruct2024
Rope management system2024
Electrosurgical device with vacuum port2024
Electrosurgical device with vacuum port2024
Method for operating a friction-locking shift element of a transmission, and con2024
Method for the open-loop control of an electrically controllable valve in a vehi2024
Electrosurgical device with vacuum port having multiple swivel connections2023
Point determination and projection device2023