Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for expeditious transfer of data from source to destination in error corrected manner

System and method for expeditious transfer of data from source to destination in error corrected manner

US Patent 8880980 · Granted Nov 4, 2014

Estimated economic value: $10,789,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extending functionality of memory controllers using a loopback mode for testing 2025
Advanced initialization bus (AIB)2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Component die validation built-in self-test (VBIST) engine2025
Integrated error correction code (ECC) and parity protection in memory control c2025
Extending functionality of memory controllers in a processor-based device2024
Advanced initialization bus (AIB)2024
Parity protected memory blocks merged with error correction code (ECC) protected2024
Method and system for sequencing data checks in a packet2024
Device and method for low-latency and encrypted hardware layer communication2023
Method and system for sequencing data checks in a packet2022
Hardware-efficient scheduling of packets on data paths2021