Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for stressing a thin pattern and transistor fabrication method incorporating said method

Method for stressing a thin pattern and transistor fabrication method incorporating said method

US Patent 8853023 · Granted Oct 7, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image sensor formed in sequential 3D technology2024
Device comprising wrap-gate transistors and method of manufacturing such a devic2024
Method of fabricating a semiconductor substrate having a stressed semiconductor 2023
Resistive 3D memory2023
Method for manufacturing a microelectronic device2023
3D memory and manufacturing process2022
3D circuit provided with mesa isolation for the ground plane zone2021
Assembly for 3D circuit with superposed transistor levels2021
Production of a 3D circuit with upper level transistor provided with a gate diel2021
Integrated circuit chip with strained NMOS and PMOS transistors2020
3D SRAM circuit with double gate transistors with improved layout2020
3D circuit transistors with flipped gate2020