Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors with a gate insulation layer having a channel depleting interfacial charge and related fabrication methods

Transistors with a gate insulation layer having a channel depleting interfacial charge and related fabrication methods

US Patent 8841682 · Granted Sep 23, 2014

Estimated economic value: $11,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming ohmic contacts on semiconductor devices with trench/mesa stru2025
Semiconductor devices having gate resistors with low variation in resistance val2025
Vertical power devices having mesas and etched trenches therebetween2025
Support shield structures for trenched semiconductor devices2025
Vertical power devices fabricated using implanted methods2025
Power semiconductor devices including a trenched gate and methods of forming suc2025
Trench bottom shielding methods and approaches for trenched semiconductor device2025
Protection structures for semiconductor devices with sensor arrangements2025
FinFET power semiconductor devices2024
Sidewall dopant shielding methods and approaches for trenched semiconductor devi2024
Vertical semiconductor device with improved ruggedness2024
Power semiconductor devices including angled gate trenches2024