Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system

System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system

US Patent 8832712 · Granted Sep 9, 2014

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual vector arithmetic logic unit2025
Block data load with transpose into memory2025
Register compaction with early release2024
System and methods for efficient execution of a collaborative task in a shader s2024
Packed 16 bits instruction pipeline2024
Software-based instruction scoreboard for arithmetic logic units2023
Dual vector arithmetic logic unit2023
Computer keyboard with secure authentication features2022
Exception handler for sampling draw dispatch identifiers2022
Selective prefetching in multithreaded processing units2022
Wait instruction for preventing execution of one or more instructions until a lo2021
Indicating instruction scheduling mode for processing wavefront portions2019