Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for buffering data between memory controller and DRAM

Apparatus and method for buffering data between memory controller and DRAM

US Patent 8826059 · Granted Sep 2, 2014

Estimated economic value: $9,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated CMOS clock generator with a self-biased phase locked loop circuit2013
Memory system with memory controller and board comprising a digital buffer where2010
Circuit assembly for converting a differential input clock signal pair into a si2009
Integrated circuit device2008