Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system with memory controller and board comprising a digital buffer wherein input/output data and clock signals are applied in parallel

Memory system with memory controller and board comprising a digital buffer wherein input/output data and clock signals are applied in parallel

US Patent 7653758 · Granted Jan 26, 2010

Estimated economic value: $17,469,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for buffering data between memory controller and DRAM2014
Integrated CMOS clock generator with a self-biased phase locked loop circuit2013
Circuit assembly for converting a differential input clock signal pair into a si2009
Integrated circuit device2008