Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing topography of non-volatile memory and resulting memory cells

Method for reducing topography of non-volatile memory and resulting memory cells

US Patent 8809179 · Granted Aug 19, 2014

Estimated economic value: $3,192,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and methods of manufacturing thereof2025
Semiconductor structure having a silicon active layer formed over a SiGe etch st2025
Apparatus and method for wafer bonding2025
Via structure and methods of forming the same2025
Rough buffer layer for group III-V devices on silicon2025
Method to reduce breakdown failure in a MIM capacitor2025
Semiconductor-on-insulator wafer having a composite insulator layer2025
Semiconductor tool having controllable ambient environment processing zones2025
Augmented reality operating procedure judgment system, augmented reality operati2025
Structure for embedded gettering in a silicon on insulator wafer2025
Source/drains in semiconductor devices and methods of forming thereof2025
Passivation layer for epitaxial semiconductor process2025