Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system with a programmable refresh cycle

Memory system with a programmable refresh cycle

US Patent 8799566 · Granted Aug 5, 2014

Estimated economic value: $3,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital conversion with bit skipping functionality2025
Stochastic rounding switched capacitor computation cores useful for efficient de2025
Dual capacitor mixed signal mutiplier2024
Energy-efficient analog-to-digital conversion in mixed signal circuitry2023
Efficient and selective sparing of bits in memory systems2023
Efficient and selective sparing of bits in memory systems2023
Method and apparatus for securing memory modules2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Hybrid memory mirroring using storage class memory2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Activation function computation for neural networks2023