Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for electromigration stress determination in interconnects of an integrated circuit

Techniques for electromigration stress determination in interconnects of an integrated circuit

US Patent 8793632 · Granted Jul 29, 2014

Estimated economic value: $5,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaged integrated circuit having a photodiode and a resistive memory2022
Magnetic attack detection in a magnetic random access memory (MRAM)2021
Post contact air gap formation2019
Method of forming inter-level dielectric structures on semiconductor devices2019
Semiconductor device with graphene encapsulated metal and method therefor2019
Multigate transistor2018
Safe operating area checking method and apparatus2018
Substrate contacts for a transistor2018
Apparatus and method for placing stressors within an integrated circuit device t2018
Solar cell powered integrated circuit device and method therefor2018
Method for verifying design rule checks2018
Method of forming inter-level dielectric structures on semiconductor devices2017