Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit comprising scan test circuitry with parallel reordered scan chains

Integrated circuit comprising scan test circuitry with parallel reordered scan chains

US Patent 8793546 · Granted Jul 29, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction address encoding and decoding based on program construct groups2016
Instruction address encoding and decoding based on program construct groups2016
Instruction address encoding and decoding based on program construct groups2016
Integrated clock architecture for improved testing2016
At-speed scan testing of interface functional logic of an embedded memory or oth2014
At-speed scan testing of interface functional logic of an embedded memory or oth2014
Integrated circuit having clock gating circuitry responsive to scan shift contro2014
Integrated circuit having clock gating circuitry responsive to scan shift contro2014
At-speed scan testing of clock divider logic in a clock module of an integrated 2014
Scan enable timing control for testing of scan cells2014
Scan circuitry for testing input and output functional paths of an integrated ci2014
Scan test circuitry configured to prevent violation of multiplexer select signal2014