Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for guiding remedial transformations of a circuit design defined by physical implementation data to reduce needed physical corrections for detected timing violations in the circuit design

US Patent 8788995 · Granted Jul 22, 2014

Estimated economic value: $7,651,000

Assignee

Inventors

View full patent text on Google Patents →