Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structure for correlating multiple test outputs of an integrated circuit acquired during separate instances of an event

Methods and structure for correlating multiple test outputs of an integrated circuit acquired during separate instances of an event

US Patent 8775888 · Granted Jul 8, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Peripheral component interconnect express (PCIe) devices with efficient memory m2017
Direct routing between address spaces through a nontransparent peripheral compon2016
PCIe tunneling through SAS2016
Intelligent data buffering between interfaces2015
Multi-protocol storage controller2015
Methods and structure for trapping requests directed to hardware registers of an2014
Methods and structure for utilizing external interfaces used during normal opera2014
Methods and structure for utilizing external interfaces used during normal opera2014
Methods and structure for utilizing external interfaces used during normal opera2014
Methods and structure for correlation of test signals routed using different sig2014
Methods and structure for correlation of test signals routed using different sig2014
Methods and structure for correlation of test signals routed using different sig2014