Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device page buffer configuration and methods

Memory device page buffer configuration and methods

US Patent 8773921 · Granted Jul 8, 2014

Estimated economic value: $11,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
Programming operation using cache register release in a memory sub-system2025
Selectively programming retired wordlines of a memory device2025
Hybrid parallel programming of single-level cell memory2025
Validating read level voltage in memory devices2025
Free space and input/output stability management for non-uniform workloads2025
Validity distribution for performance uniformity2025
Memories for performing successive programming operations2025
Sacrificial strings in a memory device to detect read disturb2025
Shortened single-level cell memory programming2025
Programming operation of memory device being switched from high-density mode to 2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025